Abstract-This paper outlines a technique for operational calibration of mixed-signal integrated circuits (IC) using a configurable analog transistor (CAT).
The concept presented in this paper is to provide a mechanism whereby a transistor can be configured to improve the accuracy of the performance or yield by adding an incremental width to the transistor controlled by the user. It is important to state that the definition of the incremental widths is tailored to the circuit application and process and is used to calibrate the devices after manufacture. The approach is designed to achieve optimal adjustability for a particular process and set of design constraints. The architecture of the CAT is divided into 4 sections. The first section is the main transistor, the second is the (much smaller) incremental sections, which are used to obtain the tuned overall transistor size, the third is the switches to control the incremental transistors and finally there is a digital memory to store the individual configuration for each CAT device. The devices can be identified and configured using this approach after manufacture.
The structure of the example CAT is implemented using a stackable approach where the transistors M1-M4 are aligned vertically, with each transmission gate sandwiched between each main transistor to minimize the connection lengths. This approach is scaleable to any reasonable number of smaller configuration transistors. The design process for using the new CAT device is twofold. The first stage is to identify the devices which are most sensitive to degradation. This is done during the schematic design phase using Monte Carlo analysis of the circuit including process variations. Once the critical devices have been identified, they are replaced with CAT devices so that the overhead of configuration is minimized, and the devices can be optimally modified on IC test after manufacture. 
INTRODUCTION

Background
Silicon based semiconductor technology is heading towards increasingly smaller components with transistors being scaled down to nanometre dimensions. For example, 45 nm and 65 nm technologies are being used for high integration microprocessor circuits, superceding the ubiquitous 90nm technology node [1] . As device dimensions shrink, digital circuit performance on the whole continues to thrive [2] . The reality of multi-processors on a single die has been realized and the prospects for continued success beyond 65 nm are good. Due to this extensive integration capability, the need has grown for AMS support circuitry on what are predominantly digital chips. Integrating a wide range of analogue circuit functions on the same silicon as vast microprocessor and memory blocks brings about new challenges for analogue design. As a result, the analogue parts of system chips are now becoming a serious design bottleneck. Typically 10% of the chip design may be analogue in function, but this same section can absorb 90% of the design time. Now, more than ever, analogue designers realize they will become as reliant on design automation tools as the digital design community, especially with increasing pressure on time to market precluding the received wisdom of "bespoke" analog design for every process node that emerges.
Challenges facing the Analog Circuit Designer
Annema et al [3] clearly highlight the "roadblocks" approaching for analogue design, which include reducing supply voltage and increased leakage and process variation. The reduction of supply voltage leads to a direct loss of headroom when designing analogue circuits -which in turn impacts on dynamic range, noise and signal integrity. As technologies become smaller, leakage becomes a greater problem in analogue circuits, indeed this is one of the most significant problems for digital design [4] . Variability in process parameters is a far greater problem in DSM nodes especially as device models are reaching their limits of predictability.
It is no wonder that the majority of high performance integrated analogue circuits are implemented on processes not much smaller than 0.35μm. To overcome these significant issues, fundamentally new design techniques are required. The demands on analogue designers require that they continue to keep pace with their digital counterparts, by developing new models and supporting methodologies. Clearly, these methodologies must consider yield as an active part of the design process, such that the initial design can be made as tolerant of device variability as possible. Crucially, even if a design has been implemented taking these factors into account, it may simply not be possible to ensure that a performance is met over the specified yield. A mechanism for post-manufacture compensation is essential in order to integrate high performance analogue circuits on current and future DSM process nodes.
The problem of variability
Bernstein, et al noted in [6] the problem of intrinsic device variability with decreasing process technology nodes. This is a particular problem for AMS designs where yield is severely degraded below the 120nm process node as a result of this increasing variability. Recent research has been targeted at analog circuit design as result, to identify potential solutions to this problem from a structural perspective, such as recently by McConaghy and Gielen [4] , and the highlights the importance of the area for research. Variability can be broadly categorized into spatial and temporal effects. Spatial variability can include die to die parameter mean shifts, on-chip layout induced variations and device to device mismatch caused by atomistic dopant variations, line edge roughness and parameter standard deviation [6] , [7] . Temporal effects refer to time dependant changes in performance and reliability such as dielectric breakdown (DB), hot carrier injection (HCI) and negative bias temperature instability (NBTI), and these are now causing significant changes in a circuit's performance over its lifetime [7] . In the case of analogue circuits the impact of variability can be complex due to a large number of performance specifications. Traditional approaches to increase robustness and resilience can introduce unacceptable power and area penalties when applied to modern process nodes [4] . Conventional techniques have attempted to mitigate the effects of device variability using a standard robust design approach, but this clearly has limitations, and does not fundamentally address the issue of post-manufacture failure, lifetime degradation and device drift.
INTRODUCTION TO THE CAT TECHNIQUE
Introduction
The concept presented in this section is to provide a mechanism whereby a transistor can be configured to improve the accuracy of the performance or yield by adding an incremental width to the transistor controlled by the user as shown by Wilson and Wilcock in [11] . It is important to state that the definition of the incremental widths is tailored to the circuit application and process and is used to calibrate the devices after manufacture. The approach is designed to achieve optimal adjustability for a particular process and set of design constraints.
The Circuit Concept Figure 1 shows the circuit diagram of a CAT where the main transistor is defined by M0 and the configurable section is defined by M1-M3. Three transmission gates allow M1-M3 to be accessed thus giving 8 levels of variation in this simple example circuit for fine tuning the overall transistor characteristics. The configurable transistors M1-M3 are selected by the digital signals B0,B1 and B2 respectively. The devices can then be identified and configured using this approach post manufacture. 
Circuit Structure
The physical structure of the CAT is easily implemented using a stackable approach where the transistors M1-M4 are stacked vertically, with each transmission gate sandwiched between each main transistor to minimize the connection lengths. A simple storage element is implemented for each bit to retain the configuration. Figure 2 shows the basic layout configuration of the device. An NMOS example of a CAT device is shown in Figure 1 and consists of a main device, M0, and n additional, adjustment devices, M1 to Mn. The adjustment device drains, sources and bulks are connected in parallel to the main device, and their gates are connected to the main device gate through the switches, S1 to Sn. The configuration of these switches, achieved through the digital signals B1 to Bn, provides a mechanism to adjust the overall device size, giving 2n possible width variations. The number of additional adjustment devices and their sizes depends on the context in which a specific CAT device is used.
Typically, however, the lengths of M1 to Mn are all identical and equal to M0, and the widths of M1 to Mn decrease incrementally by factors of two. In the context of a high performance analogue circuit, the physical layout of a CAT device must follow good layout practice, and have minimal impact on any matching scheme. Figure 2 shows the suggested approach for an n=3 example where the CAT device is embedded in a matched stack of transistors. It should be noted that digital selection signals would be static during normal operation so switching interference is not an issue.
Only the most yield-critical devices in a circuit are swapped with CAT devices, in order to minimize the area and complexity overhead. The CAT adjustment devices are typically weighted in a binary fashion, to allow 2 n possible width variations. A full explanation of how the width of the smallest adjustment device is calculated is outside the scope of this paper. However, it will be appreciated that the adjustment device sizes must be calculated to take into account the expected process spread. If the adjustment is too fine, then variations may not be sufficiently compensated to meet the target value. Conversely, if the adjustment is too coarse then there may be insufficient resolution for effective variation compensation.
In the context of a high performance analogue circuit, the physical layout of a CAT device must follow good practice and have minimal impact on any matching schemes present. The layout approach used in this work is shown in Figure 2 , where a CAT with n=3 is embedded in a matched stack of transistors. In the context of a system chip already containing memory and processing blocks then these can select and maintain the configuration instead.
After manufacture, the characteristic of each individual transistor may deviate from the typical mean due to the systematic and random variation sources already discussed. The CAT devices are calibrated, following suitable measurements, in order to tune their widths and hence compensate for these variations. The flexibility of the CAT approach is one of its main strengths, allowing correction of a wide number of error sources including:
• Spatial systematic and random atomistic variations can be corrected by calibration directly after manufacture.
• Temporal variations, including HCI, NBTI and DB effects can be addressed by including on-chip measurement means and performing calibration at regular intervals.
• Post layout effects such as interconnect IR drop and poorly modelled parasitics can be corrected at the post manufacture stage.
With the knowledge that certain devices can be tuned after manufacture, an additional advantage of the CAT technique is the possibility to relax the constraints on some analogue circuit designs. For design purposes, this can be considered as improving the intrinsic variability of the process and reduces the need for area and power overheads that might conventionally be employed to design for high variability prior to fabrication.
CAT STATISTICAL FUNDAMENTALS
Introduction
As we have discussed in this paper, the primary issue with variability of single devices is illustrated by calculating the statistical properties of individual devices over a large number of simulations, using a Monte Carlo (MC) technique. This implements the variation of device parameters over a large number of individual simulations. When this is carried out for a sample device, a key parameter such as Drain Current for a specific Gate-Source and Drain-Source voltage can be plotted using a histogram. In order to demonstrate this, we have chosen a specific test case of a standard device with a nominal drain current of 400μA and a standard deviation of 30μA. This results in a variability as shown in figure 3 , where the drain current is plotted as a histogram over a significant number of Monte Carlo simulations. 
Terminology and Basic Definitions
As has been introduced in the previous section, the idea of the configurable analog transistor is to choose the individual elements which make up a combined device, to compensate for this variation. We use the terminology of slices to describe these elements making up a complete device. The concept is intended to allow a choice to be made about which slices are used to best fit the required device characteristics after manufacture, but clearly the important decisions to be made prior to manufacture, in the design phase, are:
1. How many slices are required? 2. What are the sizes of each slice?
Answering these questions optimally is the main topic of this paper. Before going into the algorithm and mathematics of these decisions, however, it is useful to introduce some further terms and techniques. If we consider the histogram in figure 3 , this shows the variation of a single device. If, however, we have a series of slices, then there is a set of devices available, based on all the combination of slices that have been defined. For example, if there are two slices, then there are 2 2 =4 possible combinations, or three slices, then 2 3 =8 combinations. This assumes that any combination of slices can be configured. In practice, however, the device will consist of a major section which is always chosen, and a number of configurable slices, which is where the combinations will be taken from. Therefore, in the case of a 4 slice device, in practice there will be one major slice that is always used, and so the number of combinations will actually be 2 =8. The result of providing these configurable slices is that the designer now has a number of choices for the overall CAT device after manufacture, which effectively means a family of statistical variations to choose from. For example, in this example of a 4 slice (3 configurable slice) device, there will be a range of variation curves to choose from as shown in figure 4 . It can be seen from figure 4 that the range of possible values depends on the "spread" of the curves across the parameter being measured (in this case nominal drain current). We can define this using the separation between the peaks of each individual statistical variation, and this will be termed the separation of the variation. Clearly, the trade-off from a design perspective is that if we have a larger number of devices, the potentially the range of improvement is greater, however, the smallest slice size also determines the resolution that could be achieved for a given process variation.
Possible Statistical Improvement using CAT
As we have seen the sizing of the slices can be calculated in terms of the individual slices current contribution, so for example in this case, we can use three slices with the smallest slice providing a nominal current of 20μA. Clearly, we can define all three slices using a binary code, giving a total of 8 options, separated by the minimum size current contribution as shown in figure 4 . This graph is helpful in that it shows the possible options of transistor device selection after manufacture (nominal, of course), and if we compare this with the previous figure, 3 , where the nominal variation is across a range of 300-500μA, then it is interesting to note that the separation caused by the smallest device size, and the number of slices needs to be matched to the basic device variability to achieve the optimal outcome. If the choice is made in each step during the Monte Carlo and the overall outcome plotted using the same histogram method, then the difference in the statistical outcome is clearly shown in figure 5 . Clearly, the CAT approach is providing an improved result, however the challenge is to establish that there is an optimum value of the design parameters for the CAT devices to maximize the yield and minimize the individual device variability as a result.
OPTIMAL SIZING OF THE CAT DEVICES
Introduction
As has been established in this paper, the use of the CAT technique offers the possibility of improvements in variability, however it is necessary to demonstrate that this can be implemented in a systematic manner, and that optimal values of device slice sizes can be chosen.
As has also been discussed, the two key parameters that influence the slice sizes are the number of slices and the minimum slice size -which also defines the separation between the statistical peaks of the choice variations.
The effect of slice size on variability
Where this becomes interesting to analyze is to observe how the separation (i.e. the smallest slice size) affects the overall variability. In this case smallest slice size was varied, which directly leads to the separation of the individual device curves, and this shows a maximum of reduction, giving an optimum point for the minimum device size, as shown in figure 6 . What figure 6 demonstrates is that there is the potential to find a slice size that provides a minimum variability, and that the difference can be dramatic in terms of statistical performance. In this example, the original choice of 20uA separation can be seen to be close to the best case scenario, however when the absolute best case of 17.9μA separation was chosen, the improvement over the nominal case can be seen to be over 500%. The resulting histograms are shown in figure 7 , and the conclusion can be made that for a specific number of slices, and optimum value can be found for the size of those slices to achieve a spectacular reduction in variability. 
The effect of the number of slices on variability
As we have seen previously, the number of slices (bits) influences the possible improvement as well as the separation, and this can be illustrated by plotting the optimal curves for different number of slices. What this demonstrates is that we can also achieve a significant improvement in variability by increasing the number of slices. Clearly, there is a trade-off from a design perspective of increased area and complexity as a result, so this must be taken into account, however if the primary goal is a reduction in variability, then this can clearly be quantified using this approach.
Analysis of the Combined Size and Number of Slices
In this case, we can see that, in principle, increasing the number of slices can radically improve the reduction in standard deviation. In fact we can show the optimal separation and number of slices on the same normalized graph, and this results in the graph shown in figure 9. This section has shown how the correct number and sizing of slices can provide a massive improvement in device variability, and how this can be calculated prior to the design of circuits.
ALGORITHM TO OPTIMIZE THE CAT
Introduction
Thus far in this paper we have demonstrated how this technique can be used to provide a significant improvement in variability using the CAT technique. In this section, we will describe the algorithms that can be used to optimize the performance of the circuits using this approach. Prior to this, it is helpful to provide some mathematical background to establish the efficacy of the approach.
Statistical Background for the CAT approach
As we have seen, this approach is based on a standard deviation of a single device, which is based on the standard Gaussian distribution, G(x,m), as defined in equation (1) .
Where m is the mean value and σ is the standard deviation. If this is plotted, then we get the well known Gaussian distribution as shown in figure 10 , where the mean value is defined as 40 and the standard deviation is defined as 1. To obtain the probability of achieving a certain yield, the curve needs to be integrated across a range of values to obtain the probability of the device falling within that range, thus defining the yield for a given specification. In the case of the CAT devices, this becomes a different calculation as we can calculate the probability based on the best choice of slice combination and then develop a new distribution based on these values. If this is calculated using a CAT with 3 slices, in addition to the major section always used, then the resulting distribution is as shown in figure 11 . In this figure, in addition to the nominal curve, and the new curve, the individual sections of the combined distributions are also shown. 
CONCLUSIONS
Using the new configurable analogue transistor approach (CAT), a significant improvement in yield for a standard circuit results. This technique offers a new practical approach for mixed-signal IC designers particularly those who are restricted to using a modern deep sub-micron digital process.
This technique also offers a significant potential benefit for post installation calibration of systems, especially in remote or hostile environments. 
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